SystemVerilog Synthesis Support

Parent topic: SystemVerilog Synthesis Support

Section 22—Compiler Directives

IEEE Subsection	Construct	Description
22.5.1	`'define` macros	Supported
22.7	`'timescale` directive	Supported
22.13	`'__FILE__`and`'__LINE__`	Supported

Parent topic: SystemVerilog Synthesis Support

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.