altsource_probe Intel FPGA IP

Parent topic: altsource_probe Intel FPGA IP

Output Ports

Port Name	Required	Description	Comments
source[]	Yes	Specifies the `source` port.	Output port `[source_width - 1..0]` wide.

Parent topic: altsource_probe Intel FPGA IP

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.