multilevel clock Definition
A clock configuration in which a clock is driven by
combinational logic that expands beyond one level of logic, that is
beyond a single AND or OR gate.
A clock configuration in which a clock is driven by
combinational logic that expands beyond one level of logic, that is
beyond a single AND or OR gate.