ID:12089 PLL will not be created from CLKLOCKx1 Input Frequency logic option when generating functional simulation netlist
CAUSE: You set the PLL.
ACTION: No action is required.
List of Messages | Parent topic: List of Messages |
CAUSE: You set the PLL.
ACTION: No action is required.