ID:19219 The design contains inconsistent routing graphs.

CAUSE: You attempted to compile a design with inconsistent routing graphs between two or more partitions. This is most likely to be the result of importing two or more preserved partitions that contains mismatched physical routes on the FPGA.

ACTION: Ensure your design does not import and preserve IPs/partitions with mismatched routing graphs.