ID:16693 WYSIWYG RAM primitive "<name>" port "<name>" and "<name>" cannot connect at the same time in forwarding logic mode
CAUSE: In the current design, you have connected both clk1 and clk0 ports, which is not allowed.
ACTION: Modify the design to by connect clk0.