Verilog HDL Synthesis Support

Parent topic: Verilog HDL Synthesis Support

Section 6—Assignments

text-align:left;

Section	Construct	Quartus^® Prime Support
6.1	Continuous Assignments	Supported
6.2	Procedural Assignments	Supported as defined in Section 9—Behavioral Modeling.

Parent topic: Verilog HDL Synthesis Support

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© 2017 Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.