Input Ports

data[][]

Yes

Data input to the OR gates.

Input port LPM_SIZE x LPM_WIDTH wide. Two-dimensional bus ports are not supported in Verilog HDL.