Remove Redundant Logic Cells logic option

A logic option that removes redundant LCELL primitives or WYSIWYG primitives. Turning on this option optimizes a circuit for area and speed.

This option is a project-wide option. This option is available for all Intel devices supported by the Quartus^® Prime software except MAX3000 and MAX7000 devices.