Creating a Design for Use with the Synplify Software
You can create VerilogHDL design files with the Quartus® Prime Text Editor or another standard text editor for use with the Synopsys® Synplify software.
To create a Verilog HDL or VHDL design for use with the Synplify software: