Quartus Prime Verilog HDL Support

Parent topic: Quartus Prime Verilog HDL Support

Section 6—Assignments

text-align:left;

Section	Construct	Quartus^® Prime Support
6.1	Continuous Assignments	Supported
6.2	Procedural Assignments	Supported as defined in Section 9—Behavioral Modeling.

Parent topic: Quartus Prime Verilog HDL Support

Contact Intel | Legal Notice

Copyright© 2016 Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.