Verilog HDL Example Instantiation

SOFT <instance_name> (.in(<input_wire>), .out(<output_wire>));