Verilog HDL Example Instantiation

LUT_INPUT <instance name> (.in(<input_wire>), .out(<output_wire>));