Verilog HDL Example Instantiation

LATCH <instance_name> (.d(<input_wire>), .ena(<input_wire>),

   .q(<output_wire>));