NOT Primitive
| Names |
Output Description: |
Input Description: |
|---|---|---|
|
OUT = inverse of input |
IN1= 1 input |
Note: In Verilog HDL, you must use the built-in
not gate primitive to
implement the NOT logic function. Go to Using a Verilog HDL Gate
Primitive for more information.