Verilog HDL macro

Verilog HDL macros are pre-compiler directives which can be added to Verilog HDL files to define constants, flags, or other features by Name and Setting. Macros that you add appear in the Existing Verilog HDLmacro settings list.

Scripting Information

Keyword:verilog_macro

Settings:<settingname>