Dedicated FIFO buffer in supported device(Arriaseries, and Stratix series) family devices used to adjust for differences between the clock and the system clock.