A generic term that refers to an assignable physical resource, or multi-cell location, in the interior of an Altera device. You can make assignments to regions in the Chip Planner and in the Assignment Editor.
You can assign a node or entity to one of the following regions:
When you assign a logic function to a region, the Compiler can choose the best logic cell or embedded cell within the region to use to implement the logic.