Dedicated circuitry inside gigabit transceiver block (GXB) receiver channels in supported device(Arriaseries, StratixIVGX, or StratixV) families used to manage minor clock frequency mismatches between the recovered clock of the receiver data and the system clock.