Board Trace Model
Parent topic: Board Trace Model

Far end Vmeas (rise)

Specifies whether the Quartus® Prime Standard Edition software ends timing when, at the far end, a rising signal voltage reaches 50% of VCCIO, 50% of the signal swing between VIL and VIH, or a voltage you specify.

Scripting Information

Keyword:output_io_timing_far_end_vmeas

Settings:["half VCCIO" | "half signal swing" | <voltage>] -rise

*default
Related information

Scripting Information
Parent topic: Board Trace Model

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.