Report Resources Dialog Box (Chip Planner)

You open this dialog box by selecting the Report Placed Pins by I/O Standard task in the Chip Planner.

Displays, the connectivity between the transmitter and receiver datapaths and the core, and the connectivity between PLLs, core logic, and clock regions.

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.