List of Messages |
CAUSE: You directed the Quartus Prime software to generate a Block Design File (.bdf). However, the Quartus Prime software cannot generate the file because it has the same name as an existing VHDL Design File or Verilog Design File.
ACTION: Click Yes to close the message dialog box and overwrite the existing file, or click No and then delete or rename the existing design file, and create the new VHDL or Verilog Design File again.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.