List of Messages |
CAUSE: In a VHDL Design File (.v) at the specified location, you applied the specified synthesis attribute or directive to the specified function. However, Quartus Prime Integrated Synthesis ignored the synthesis attribute or directive.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.