List of Messages |
CAUSE: In a Net Declaration at the specified location in a Verilog Design File (.v), you used a net type that is not supported by the Quartus Prime software. Quartus Prime Integrated Synthesis is ignoring the Net Declaration.
ACTION: No action required. To avoid receiving this message in the future, remove the net type or use a net type that is supported by the Quartus Prime software.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.