List of Messages |
CAUSE: In a Module Instantiation at the specified location in a Verilog Design File (.v) you attempted to instantiate the specified module, but the module is undefined. This message may occur if you do not include the design file that defines the module.
ACTION: No action is required. To avoid receiving this message in the future, make sure you include the design file that defines the module.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.