List of Messages |
reg [2:0] a, b, c; reg [3:0] o; always@(a or b) begin o <= a + b + c; endDuring simulation, o behaves as a pseudo-latch because changes to the value of c do not trigger evaluation of the Always Construct. However, Quartus Prime Integrated Synthesis ignores the pseudo-latch behavior of o by treating the Always Construct as if its Event Control were sensitive to c, and therefore implements purely combinational logic for o.
ACTION: To avoid receiving this message in the future, and to make sure the design's simulated behavior matches its synthesized logic, add the variable to the sensitivity list. Otherwise, no action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.