List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a system timing check. The Quartus Prime software does not support system timing checks, so any system timing checks you specify will be ignored.
ACTION: No action is required. To avoid receiving this message in the future, remove the system timing check.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.