List of Messages |
CAUSE: In a declaration at the specified location in a Verilog Design File (.v), you declared an identifier that is also a keyword in SystemVerilog-2005. If you change your project's VERILOG_INPUT_VERSION assignment to SYSTEM_VERILOG_2005, this identifier will cause a syntax error.
ACTION: If you do not intend to use SystemVerilog-2005 extensions to compile your design in the Quartus Prime software, then no action is required. Otherwise, use a different name in the declaration.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.