List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used a choice that contains a meta-value (such as X or Z). Quartus Prime Integrated Synthesis ignored this choice because it cannot synthesize logic that exactly matches the simulated behavior of the choice. In particular, VHDL simulators treat meta-values as real logic values rather than Don't Care values; for example, a comparison between a std_logic 1 and X results in FALSE. Therefore, Quartus Prime Integrated Synthesis cannot treat meta-values as Don't Care values without creating an inherent mismatch between simulation and synthesis results.
ACTION: If you intended this behavior, no action is required. Otherwise, restructure the HDL code to remove the meta-value from the choice.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.