List of Messages |
CAUSE: In a VHDL Design File (.v) at the specified location, you applied the specified synthesis attribute or directive to an object of the specified type. However, the synthesis attribute or directive does not support objects of this type; as a result, Quartus Prime Integrated Synthesis ignored the synthesis attribute or directive.
ACTION: Make sure the synthesis attribute or directive applied to the object supports the object type. If necessary, remove the synthesis attribute or directive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.