List of Messages |
CAUSE: In a VHDL Design File (.v) at the specified location, you specified too many or too few arguments for the specified synthesis attribute or directive. The synthesis attribute or directive requires only one argument; as a result, Quartus Prime Integrated Synthesis ignored the synthesis attribute or directive.
ACTION: Specify only one argument for the synthesis attribute or directive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.