List of Messages |
CAUSE: In a Function Declaration at the specified location in a Verilog Design File (.v), you used the specified variable in an expression. However, you may not have assigned a value to the variable in every possible path through the statements preceding the variable's use in the expression. As a result, under certain conditions, the variable reference may return a Don't Care value, which is the initial value for all variables that are local to a Function Declaration.
ACTION: If you intended the variable to have a Don't Care value for certain conditions, no action is required. Otherwise, explicitly assign a value to the variable in every possible path through the statements preceding the variable's use.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.