List of Messages |
CAUSE: In a Verilog Design File (.v), you instantiated a module using the specified instance name. However, when you connected the instance ports with a Named or Ordered Port Connect List, you did not include a connection for the specified port. Thus, it remains unconnected.
ACTION: If you intended to leave the specified port unconnected, you can ignore this message. Otherwise, add a connection for this port to the instances Port Connect List.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.