List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you declared the specified attribute inside of a comment. However, the comment is not connected to any design object.
ACTION: If this behavior is correct, no action is required. Otherwise, reposition the attribute declaration so that it is connected with the appropriate design object. If a semicolon terminates the line, make sure that the attribute is declared before the semicolon.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.