List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you have used a Wait Statement. Although Verilog HDL supports Wait Statements, they are not supported by the Quartus Prime software and are ignored.
ACTION: No action is required. To avoid receiving this message in the future, remove the Wait Statement.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.