List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, a line contains extra block comment delimiter characters (that is, a slash and an asterisk, or /*), within a /* */-style or block comment. Integrated Synthesis is ignoring the extra /* characters.
ACTION: No action is required. To avoid receiving this message in the future, check the comment text for extra /* characters and remove them.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.