List of Messages |
CAUSE: These clock transfers have too much delay added for hold, so the fitter chooses to ignore the hold requirement on these clock transfers. This may be due to bad timing constraints.
ACTION: Verify that timing constraints, particularly multicycles, are set properly or if the timing constraints are correct, set the ENABLE_HOLD_BACK_OFF setting to OFF to optimize these paths for hold as well.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.