| List of Messages | |
CAUSE: The TimeQuest Timing Analyzer found latches across multiple look-up tables (LUTs). The TimeQuest analyzer does not support analyzing this latch implementation as a synchronous element, but treats these latches as a combinational loop.
ACTION: You must implement these latches with registers using asynchronous load and data signals, or remove these latches from your design. For more information, run the check_timing tcl command in the TimeQuest analyzer.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.