List of Messages |
CAUSE: The TimeQuest Timing Analyzer found a combinational loop and is ignoring all paths through the loop. Combinational loops are loops in combinational logic, with no registers between any of the nodes.
ACTION: If the loop is unintentional, examine your design to verify if the loop is involved in logic paths that are not meeting timing, and then remove the loop from your design.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.