List of Messages |
CAUSE: There are no paths between the specified clock target of the specified clock and its clock source (specified by the -source option). Assuming zero source clock latency at the clock target.
ACTION: Check the value of the -source option to specify a valid clock source in the combinational fan-in of the generated clock target. If the generated clock is assigned to an input port to model a feedback clock, then the -source should be an output port with a clock assigned to it. If no paths are expected between the clock source and clock target (such as to model a feedback clock), use the set_clock_latency SDC command to specify any source latency.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.