List of Messages |
CAUSE: Typically, an empty timing netlist is created for a design that reduces to only input pin(s) or has no top-level module outputs (in other words, device pins).
ACTION: No action is required. However, note that timing analysis should not be run for a design that produces an empty timing netlist.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.