List of Messages |
CAUSE: You turned on Timing-Driven Synthesis. Timing-Driven Synthesis was not able to initialize the timing netlist, which causes Timing-Driven Synthesis to be skipped. The cause is likely that there is a syntax error in the Synopsys Design Constraints File (.sdc).
ACTION: If you want to run Timing-Driven Synthesis, make sure the Synopsys Design Constraints File is syntactically correct.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.