List of Messages |
CAUSE: You have specified a problematic board trace model for the specified output or bidirectional pin, and the Quartus Prime software was unable to determine the I/O buffer delay using Advanced I/O Timing. In order to continue timing analysis an effective capacitive load is computed from the board trace model.
ACTION: Specify a different board trace model for the specified pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.