| List of Messages | |
CAUSE: The vector source file contains the specified node, but the Simulator cannot find this node in the design because the Compiler has synthesized the node away. The Simulator cannot simulate a signal in a vector source file that does not exist in the design. Therefore, the Simulator is ignoring the signal in the vector source file.
ACTION: Remove the node name from vector source file, or add an LCELL primitive to the node to preserve it during synthesis.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.