| List of Messages | |
CAUSE: The register that was holding the specified state machine bit was synthesized away by Analysis & Synthesis. As a result, the Simulator cannot display the state machine states. The Simulator can only display the state machine states of state bits that survive logic synthesis.
ACTION: Examine the design file that contains the register to determine why state bits are synthesized away.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.