| List of Messages | |
CAUSE: You directed the Simulator to automatically overwrite the vector source file with simulation results; however, the source file cannot be overwritten in regtest mode.
ACTION: If you want the Simulator to automatically overwrite the vector source file with simulation outputs, do not run the design in regtest mode.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.