| List of Messages | |
CAUSE: The design contains CLKLOCK primitives with a ClockBoost parameter equal to 1. However, Analysis & Synthesis is ignoring this parameter because the current target device you specified for the design does not support ClockLock PLLs. This ClockBoost parameter is safely ignored because it is equal to 1.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.