| List of Messages | |
CAUSE: You changed the target device family for a design, and attempted to generate a functional simulation netlist from the design. The design contains the specified DQS_SYSTEM_CLOCK setting for the specified I/O pin, but the new target device family does not support the setting. The Compiler will ignore the DQS_SYSTEM_CLOCK setting when generating a functional simulation netlist from the design.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.