List of Messages |
CAUSE: The DDR timing delays reported by the specified DDR Macro timing modeling flow are preliminary. You need to run the TimeQuest analyzer for analyzing delays on paths through the DDR.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.