List of Messages |
CAUSE: You turned on the Logic Cell Insertion logic option to add logic cell buffers between the specified nodes in the design. However, you assigned the logic option to a PADIO port.
ACTION: To insert logic cells between the core and an I/O pin, assign the Logic Cell Insertion logic option to the COMBOUT port of the I/O pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.